An FPGA-based Hardware Accelerator for Simulating Spatiotemporal Neurons

Ghaith Tarawneh and Jenny Read
Institute of Neuroscience, Newcastle University
Framlington Place, Newcastle upon Tyne NE2 4HH, UK
Email: {ghaith.tarawneh, jenny.read}@ncl.ac.uk

Abstract—Simulating spatiotemporal neurons is fundamental to understanding motion detection mechanisms in the primary visual cortex and cloning these mechanisms in digital systems. We present a hardware accelerator that leverages the parallelism of a modern Field Programmable Gate Array (FPGA) to increase the speed of spatiotemporal computations by 1–2 orders of magnitude for video framebuffer sizes up to 128 × 128 × 25 pixels. The accelerator is primarily intended for running simulations of large spatiotemporal neuron populations but can also be used in computer vision applications that require high-speed spatiotemporal processing such as realtime motion detection.

Index Terms—Hardware acceleration, Gabor filter, spatiotemporal neuron, motion detection

I. INTRODUCTION

Bio-inspired primitive visual processing units such as Reichardt detectors [1] and Gabor Filters [2] have demonstrated remarkable efficiency and robustness in a wide range of computer vision applications. In both biological and silicon systems, the outputs of these smaller units are combined in a hierarchical order to create complex filters that extract high-level visual information (e.g. global motion) irrespective of other features of the visual input such as phase or spatial scale. Such filters are realized in very dense arrays in the mammalian primary visual cortex [3] and are computationally intensive to simulate/compute by digital systems. This poses a challenge to neuroscientists trying to understand computational mechanisms in the visual cortex and computer vision system designers hoping to replicate these mechanisms in silicon.

The computational gap is particularly large in the case of spatiotemporal Gabor filters. These filters combine visual data over space and time and are biologically realized by spatiotemporal neurons whose regions of sensory inputs (receptive fields) extend in the visual x-y-t space. Simulations of these filters and their neuronal underpinnings are used by studies of local motion integration [4], complex cells in the visual cortex [5] and first and second-order motion detection systems [6]. In computer vision, spatiotemporal Gabor filters are used in motion detection [7], optical flow sensing [8], object recognition [9] and have been successfully applied in video quality assessment [10] and facial expression recognition [11].

Computing the output of a spatiotemporal filter requires cross-correlating two three-dimensional sets of the data (the filter’s impulse response and input visual data in x-y-t) and is computationally intensive. This sets an upper bound on the number of filters that can be simulated in a given duration or computed in realtime. Fortunately, visual systems are inherently parallel and part of the gap between biology and silicon can be bridged by hardware acceleration. This potential is demonstrated by several VLSI implementations of Reichardt detector arrays that were modeled after insect vision systems [12] [13] [14]. FPGAs have recently become a popular medium for these implementations due to their relatively short development cycles and growing densities which are now enabling the integration of a sufficient number of primitive visual units for many real-time applications.

This paper presents an FPGA-based hardware accelerator for simulating spatiotemporal neurons. The accelerator is primarily intended for running simulations of large populations of spatiotemporal neurons but can also be used as a generic spatiotemporal processing unit in applications such as motion detection. Existing work has presented similar acceleration techniques for 2D Gabor filters with emphasis on generating filter coefficients efficiently [15], optimizing filter window sweeping across spatial dimensions [16] and exploring the algorithmic and numerical representation options for applying Gabor filters [17]. The presented architecture targets 3D Gabor filters specifically and proposes an efficient pipeline to compute the response of 3D Gabor-modeled neurons given a temporal stream of 2D images as an input. The accelerator delivers 1–2 order of magnitude speedup compared to a software implementation running on a high-end desktop machine.

The contributions of the paper are as follows. First, we present an architectural solution with an efficient pipeline for simulating spatiotemporal neurons on modern FPGAs. Second, we explore design options to maximize the utilization of dedicated memory elements and multiplier circuits when computing 3D Gabor filter responses in hardware. Third, we evaluate the performance of the accelerator by running simulations of neuron-based motion detectors.

The remainder of the paper is organized as follows. Section II provides essential background on Gabor filters and describes how several 3D Gabor filters can be used to create a motion detector. Section III presents the accelerator and discusses its organization. Section IV presents resource utilization and speedup figures obtained by running simulations of neuron-based motion detectors on both the accelerator and a high-end desktop computer. Section V concludes with some remarks.
II. BACKGROUND

A 2D Gabor filter \( g(x, y) \) is the product of a Gaussian envelope (of a standard deviation \( \sigma \) and an aspect ratio \( \gamma \)) and a sinusoidal wave (of a frequency \( f \) and phase \( \phi \)):

\[
g(x, y) = \exp\left(-\frac{x'^2 + \gamma^2 y'^2}{2\sigma^2}\right) \times \cos(2\pi f x' + \phi) \tag{1}
\]

where \( x' \) and \( y' \) are orthogonal coordinates specified by the filter’s orientation \( \theta \):

\[
x' = x \cos(\theta) + y \sin(\theta)
\]
\[
y' = -x \sin(\theta) + y \cos(\theta)
\]

Conventionally, two out-of-phase Gabor filters (a quadrature pair) are combined to create a phase-insensitive filter and Equation 1 is referred to as the real part of the filter.

Convolving a 2D Gabor filter with an image returns a measure of the degree of matching between the local features of the image and the spatial frequency and orientation of the filter. Motion detection filters can be created by generalizing this principle to three dimensions. An object moving in two dimensions (x-y) can be represented as a three-dimensional spatio-temporal pattern \( h(x, y, t) \) and detected by cross-correlating this pattern with a matching three-dimensional filter \( g(x, y, t) \). This is illustrated in Figure 1. The spatiotemporal filter can be created by encoding motion velocity \( v \) as a change in the phase of a conventional 2D Gabor filter as follows:

\[
g(x, y, t) = \exp\left(-\frac{x'^2 + \gamma^2 y'^2}{2\sigma^2}\right) \times \cos(2\pi (fx' + vt) + \phi) \tag{2}
\]

Convolving \( g(x, y, t) \) and \( h(x, y, t) \) returns a measure of the degree of matching between \( g \) and the local features of \( h \). Specifically, correlation is highest for features of spatial frequency \( f \), orientation \( \phi \) moving at a speed \( v \). Studies of the mammalian visual cortex has uncovered visual processing mechanisms that are modeled accurately by such filters [18]. Simulations of these mechanisms involve computing spatiotemporal neuron outputs \( w_i \), each modeled as a dot product between a spatiotemporal receptive field response \( g_i(x, y, t) \) and the animal’s visual input \( h(x, y, t) \):

\[
w_i = \sum_{x} \sum_{y} \sum_{t} g_i(x, y, t) \cdot h(x, y, t) \tag{3}
\]

To simulate the transient output of a spatiotemporal neuron for a given input video, the neuron receptive field is first computed and stored in a 3D array. Video frames are then loaded sequentially into a pipeline of 2D arrays (a 3D framebuffer). For each loaded frame, the framebuffer content are dot multiplied with the neuron’s receptive field coefficients to obtain the neuron output. Simulations of neuron populations require instantiating multiple 3D receptive field arrays to compute individual neuron responses.

III. PROPOSED ARCHITECTURE

Multi-dimensional dot products can be serialized and performed efficiently by a pipelined array of multiplier circuits. We have implemented a hardware accelerator for spatiotemporal computations on a Terasic DE4 development board (with an Altera Stratix IV GX EP4SGX230 FPGA device) to exploit this property. The accelerator receives video frames and computes the response of several neurons in parallel. Neuron parameters are specified by a host computer prior to the start of each simulation and are used by an embedded soft processor to generate receptive field coefficients. Data is exchanged between the accelerator and host computer using the PCIe bus. The system-level schematic of the accelerator is shown in Figure 2. Below we describe its organization.

A. Generating Receptive Field Coefficients

Although a hardware implementation of Equation 2 can be used to generate receptive field coefficients, we have opted for a software implementation that is executed by an embedded soft processor (Altera Nios II). Computing the coefficients in software is slow but is performed only once at the beginning of
each simulation so its impact on simulation time is negligible (assuming a sufficiently-large number of frames per simulation). It also frees dedicated arithmetic resources for use in the accelerator datapath and offers a greater degree of filter design flexibility that is needed for simulating models with Gabor receptive field variants [3].

B. Datapath

The core accelerator datapath consists of a number of kernel units, each computing the dot product of 64×32×8 signed 8-bit pixel data and a corresponding coefficient array per neuron. Arrays are serialized and stored in dedicated memory blocks which have been configured as shift registers (the mapping between x-y and linear coordinates is performed in a consistent fashion to preserve the position correspondence between video pixels and receptive field coefficients). Element-wise multiplication is performed in parallel at 8 taps in the shift registers, placed at 2048 element intervals, corresponding to the last position of each x-y slice. The 16-bit products are summed by a pipelined adder tree per neuron.

After pushing coefficients into the coefficient shift register, the latter is reconfigured to operate as 8 independent circular shift registers (each representing a 64×32 pixel x-y slice). As pixel data are pushed into the video framebuffer and multiplied with their respective coefficients, the coefficients are “recycled” and eventually restored to their initial positions following the insertion of each complete frame (2048 pixels).

The dimensions of kernel 3D arrays are chosen to maximize utilization of the limited number of dedicated multipliers and memory blocks available to the datapath. In our implementation, the datapath is allocated 512 multipliers and 1 MB of memory giving a 1/2048 multiplier-to-byte ratio so 3D arrays were split into segments of 2048 elements which have been arbitrarily arranged as 64×32 slices.

The datapath contains an array of 8 kernels, each computing the dot product of an x-y-t sub-region of the video input for all simulated neurons. After preloading filter coefficients, the input video is streamed from the host computer in 8-byte chunks and distributed across the kernels. Kernel outputs are summed by an adder tree, accumulated and then (following the insertion of each complete frame) stored in a memory buffer and reset. The content of the output buffer is periodically flushed by the PCIe controller and sent to the host computer.

IV. BENCHMARK RESULTS

To evaluate the performance of the accelerator we ran simulations of various-size neuron populations on both the accelerator and a desktop computer (Intel Core i7-3770 3.4 GHz) running Matlab. The simulated neurons had Gabor-modeled receptive fields with different parameters and function collectively as a motion detector. We have synthesized datapath variants with different arrangements to explore resource utilization and speedup figures. All synthesized datapaths were optimized to run at 200 MHz.

A. Resource Utilization

Receptive field dimensions and the number N of neurons that can be simulated in parallel are primarily constrained by the number of dedicated memory elements available to the datapath. In the used FPGA device, we were able to fit datapaths ranging from 1 neuron with a 128×128×25 element receptive field up to 256 neurons with 64×64×16 element receptive fields. Simulations of larger populations were split into batches of N-neuron simulations which required streaming video input to the accelerator several times.

B. Speedup

The performance of the accelerator (expressed in frames/second) is compared against that of the reference desktop computer in Table I. The speedup figures range from 30x to 219x depending on video frame dimensions (higher speedup figures obtained for smaller dimensions). The throughput drop at large video frame dimensions is due to the transfer time of pixel data from the host computer to the accelerator. In our implementation, pixel data was transferred at 200 MBps using the PCIe bus but transfer times nonetheless consumed about 88% of the roundabout processing time for

---

1Dedicated memory blocks are featured in many modern FPGA architectures (MBK and M144K blocks in Altera Stratix IV devices) and offer a compact way to implement shift registers without exhausting the FPGA’s interconnection fabric.
frames sizes of $128 \times 128$ pixels. Using a faster communication link between the accelerator and host computer can decrease simulation time significantly but this is constrained by the availability of high speed transceivers on the used FPGA device. The number of dedicated M9K memory blocks and multiplier circuits that could be allocated in each datapath variant is close to the design limits (1024 M9K blocks and 512 multipliers) which demonstrates the efficiency of internal kernel organization.

V. CONCLUSION

Spatiotemporal processing using 3D Gabor filters is a key building block of motion detection systems in both biology and silicon. We presented a hardware accelerator that increases the speed of spatiotemporal neuron simulations up to 2 orders of magnitude compared to a software implementation. The accelerator datapath contains a number of kernels which process individual x-y-t subregions of the video input and have been optimized to maximize the utilization of dedicated memory blocks and multiplier circuits. It is intended to run simulations of large neuron populations but can also be used in computationally intensive computer vision applications such as realtime motion detection.

REFERENCES


